Efficient March Test Procedure for Dynamic Read Destructive Fault Detection in SRAM Memories
نویسندگان
چکیده
منابع مشابه
Leakage Read Fault in Nanoscale SRAM: Analysis, Test and Diagnosis
In this paper we study the impact of leakage currents on the operation of SRAM memories fabricated using nanoscale technologies. We show how the leakage currents, flowing through the pass transistors of unselected cells, may affect the read operation causing Leakage Read Faults (LRFs). The results of extensive Spice simulation on a 65nm SRAM are analyzed to evaluate the occurrence of the LRF fo...
متن کاملLow Power March Memory Test Algorithm for Static Random Access Memories (TECHNICAL NOTE)
Memories are most important building blocks in many digital systems. As the Integrated Circuits requirements are growing, the test circuitry must grow as well. There is a need for more efficient test techniques with low power and high speed. Many Memory Built in Self-Test techniques have been proposed to test memories. Compared with combinational and sequential circuits memory testing utilizes ...
متن کاملGenetic Defect Based March Test Generation for SRAM
The continuos shrinking of semiconductor’s nodes makes semiconductor memories increasingly prone to electrical defects tightly related to the internal structure of the memory. Exploring the e↵ect of fabrication defects in future technologies, and identifying new classes of functional fault models with their corresponding test sequences, is a time consuming task up to now mainly performed by han...
متن کاملA read-decoupled gated-ground SRAM architecture for low-power embedded memories
Complies with the regulations of this University and meets the accepted standards with respect to originality and quality. In order to meet the incessantly growing demand of performance, the amount of embedded or on-chip memory in microprocessors and systems-on-chip (SOC) is increasing. As much as 70% of the chip area is now dedicated to the embedded memory, which is primarily realized by the s...
متن کاملAnalysis of Dynamic Faults in Embedded-SRAMs: Implications for Memory Test
This paper presents the results of resistive-open defect insertion in different locations of Infineon 0.13 μm embedded-SRAM with the main purpose of verifying the presence of dynamic faults. This study is based on the injection of resistive defects as their presence in VDSM technologies is more and more frequent. Electrical simulations have been performed to evaluate the effects of those defect...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Journal of Electronic Testing
سال: 2005
ISSN: 0923-8174,1573-0727
DOI: 10.1007/s10836-005-1169-1